Abstract-The application of multilevel converters for exciting permanent-magnet machines with low-phase inductance to dc-link voltage ratios facilitates a reduction in high-frequency switching harmonics. However, converter nonlinearities and, in-particular, ON-state device voltage drops, create additional low-frequency harmonics. This paper therefore proposes a generic compensation scheme to accommodate the effects of such converter nonlinearities and, in doing so, improve the harmonic quality of the machine phase currents. Experimental results gathered from a prototype five-level diode-clamped converter validate the benefits of the proposed scheme by showing quantitative reductions in low-frequency harmonics.
I. INTRODUCTION

M
ULTILEVEL inverters are an attractive choice for driving high-efficiency brushless permanent-magnet machines (with either sinusoidal or trapezoidal back electromotive force) that exhibit low-phase inductance due to their high fundamental electrical frequency or those that require the series connection of power devices to provide adequate breakdown characteristics. Such inverters allow a reduction in the current ripple on the machine phase currents without an increase in the inverter switching frequency. Reduced current ripple also has associated benefits for torque ripple, eddy current machine losses, and electromagnetic interference (EMI) [1] , [2] .
However, multilevel inverters, like their classical two-level counterparts, are subject to the nonlinear characteristics of their constituent switching devices. Finite switching times dictate that a blanking time be inserted between one device being turned off in a phase leg and the complementary device being turned on to prevent a short circuit, or "shoot-through" condition, forming across the inverter voltage source. However, the blanking time introduces a voltage error at the converter phase terminals, which is dependent on the phase current polarity. The effects and compensation of this blanking time have been well documented for two-level converters [3] - [7] and also considered for a three-level neutral point clamped converter [8] . These methods can be divided into schemes that achieve compensation by modifying the commanded converter terminal voltages [4] , [5] , [8] or pulse-based methods which directly modify the lengths of the gate-drive pulses in the modulator [4] , [6] , [7] .
Other inverter nonlinearities such as switching device ON-state voltages and device turn-on/turnoff times have also been considered in addition to the blanking time, and their combined impact is often termed "dead-time" effects. For two-level inverters, such dead-time effects have been considered, and compensation schemes have been previously reported, which adjust the commanded converter terminal voltages accordingly [9] - [15] . The cycle-by-cycle amount of compensation to be added to the converter terminal voltages depends upon parameters that are often difficult to measure and typically varies over the operating range of the converter. For this reason, disturbance observers [12] , [15] , self-commissioning schemes [13] , and model reference adaptive systems [14] have also been utilized to increase the accuracy of the dead-time compensation for twolevel converter counterparts, with varying degrees of success.
For multilevel inverters applied to the excitation of machines that exhibit low-phase inductance versus dc-link voltage ratios, such nonlinearities in the converter phase voltages become readily apparent as low-frequency harmonics in the phase currents. Moreover, the control of multilevel converters has an additional degree of freedom in the choice between redundant switching vectors that produce identical line-line terminal voltages, which is not present in traditional two-level counterparts. As will be shown, the choice of these redundant vectors affects the dead-time compensation requirement with the compensation value depending on the particular switching vector chosen for a modulation cycle. In addition, the ON-state voltage drops are increased due to the series connection of switching devices, when compared to classical two-level converters.
This paper therefore addresses the compensation of deadtime effects for multilevel converters, complicated by the requirements of redundant vector application, by utilizing a combination of converter terminal voltage modification and pulse-based methods. It is highlighted that the application of redundant vectors, for the multilevel case, makes the use of previously reported adaptive schemes, for two-level converters, difficult. Nevertheless, this paper "opens the door" for further development in this area.
The presented techniques are implemented on a prototype five-level back-to-back connected diode-clamped converter (DCC). However, it should be noted that the underlying principles presented are generic and more widely applicable to other multilevel topologies with any number of levels. Fig. 1 shows a schematic of a single leg of a DCC connected to the multilevel dc link that is common to all legs. The insulated-gate bipolar transistor (IGBT) switching devices are shown as Q1-Q8 in Fig. 1 . D1-D8 are freewheel diodes, while D9-D14 are added to clamp the output voltage to one of the multilevel dc-link voltages formed across C1-C4. The high-side switches form complementary pairs with the low-side switches. For example, Q1 switches in antiphase with Q5, Q2 switches in antiphase to Q6, and so on. Table I shows the desired phase terminal voltages V AN , the gate-drive requirements for Q1-Q8, and the actual phase terminal voltages produced for current flowing from the leg into the load V AN , I ph > 0 and current flowing from the load into the leg V AN , I ph < 0. For the gate-drive values, "1" indicates that the IGBT is turned on and "0" indicates that the IGBT is off. It can be seen from Table I that an error exists between the commanded phase voltages and those produced at the converter leg and that this error is dependent upon the current polarity. The error is due to the ON-state voltage drops across the conducting devices, viz., IGBT (V CEon ), freewheel diodes (V ff ), and clamping diodes (V fc ). By way of example, referring to Fig. 1 , a demanded phase voltage of V dc /2 with positive current creates a current path through D12, Q3, and Q4, resulting in the phase terminal voltage being V dc /2 − 2V CEon − V fc . A negative current for the same demanded voltage dictates a current path through Q5, Q6, and D11, resulting a phase terminal voltage of
For a three-phase system, the actual phase voltages can be transformed into a stationary orthogonal αβ reference frame using
A space-vector (SV) diagram for realizing SV modulation (SVM) of the five-level converter can then be formed. SVM is employed for the modulation of the back-to-back DCC since it readily lends itself to implementation in regularly sampled digital control systems and provides a means of balancing the series-connected dc link capacitors with the application of redundant vectors.
Each switching vector can take one of six possible values corresponding to the six possible three-phase current polarities. For convenience, it is necessary to consider only the first sector of the SV diagram since the remaining five sectors can be formed by use of transform tables [16] . The first sector of the five-level SV diagram is shown in Fig. 2 with the parameters
It can be seen from Fig. 2 that there exists an appreciable error between the ideal vector locations and the actual locations when the voltage drops across the conducting devices are included. If ideal vector positions are assumed in the SV modulator, incorrect duty-cycle values will be calculated, resulting in a distorted output voltage. The distortion is most noticeable during low speed operation since the ON-state voltage error, which is fixed with respect to motor speed, becomes of comparable size to the commanded converter terminal voltages. By assuming ideal vector locations, the actual converter terminal voltage vector inscribes an approximate hexagonal shape in the αβ reference frame since the direction of the ON-state voltage error changes six times with every electrical cycle, corresponding to the six different current polarities experienced over this period.
It is notable that, due to the increased number of devices in the current path, for multilevel converters, the distortion caused by the ON-state device voltages is typically greater than for classical two-level counterparts. A control requirement on the DCC is that the voltages across the series-connected dc-link capacitors are balanced and is achieved by switching between redundant vectors that produce the same line-line terminal voltages [17] - [19] . From Fig. 2 , it can be seen that the first sector of the SV diagram for the five-level case is composed of 16 triangular regions. The ideal switching vectors are sited at the corners of each triangular region. A capacitor balancing scheme is realized by choosing a series of three switching vectors that, within each modulation period, minimize
For (2) and (3), V cj , V DC , C, and n are the individual capacitor voltages, dc-link voltage, individual capacitances, and the number of phase-voltage levels, respectively. The application of redundant vectors for capacitor voltage balancing affects the requirements for dead-time compensation, since prior to the calculation of the capacitor balancing equations, the actual phase voltages and the size of the phase-voltage steps at the switching instances are unknown. Furthermore, the shape of the phase-voltage waveforms may change from one modulation cycle to the next. In addition, any modification to the commanded converter terminal voltages, for compensation, may move the reference vector from one multilevel region to another, dictating that a different set of switching vectors is utilized with correspondingly different blanking-time compensation requirements. This interdependence of factors makes it necessary to implement ON-state voltage compensation and blanking-time compensation independently.
At this point, it should be noted that, more generally, redundant switching vectors may also be used to satisfy criteria other than for capacitor balancing of DCCs. For example, [20] and [21] utilize switching vector redundancies to eliminate common-mode voltages when using a multilevel cascaded H-bridge topology and a five-level DCC topology, respectively.
IV. PROPOSED ON-STATE COMPENSATION SCHEME
The proposed compensation scheme for the ON-state voltage error relies on the fact that, for a known three-phase current polarity, all switching vectors share an almost identical offset in the αβ coordinate frame. By way of example, Fig. 3(a) shows the ideal and actual switching vectors for the threephase current polarity: I A > 0, I B > 0, and I C < 0. Given that the vector offsets in the stationary αβ reference frame are similar, it is possible to shift the reference diagram such that the mean average error between the actual vectors and the reference diagram, in the first sextant, is zero [ Fig. 3(b) ]. The offsets are calculated from
where
and m is the number of vectors in the first sector. Shifting the commanded reference vector by an equal amount in the opposing direction to the reference diagram shift compensates for the shifted switching vectors and removes the error. Removing the error in this way has the advantage of maintaining the symmetry of the SV diagram, and therefore, the simplicity of the region identification and duty-cycle calculation is maintained. The shifted reference vector is calculated as follows:
The offset values V αoffset and V βoffset are calculated offline as functions of the device voltage drops: V CEon , V ff , and V fc where parameters A-F are stored in a lookup table for the various current polarities. The voltage drops V CEon , V ff , and V fc are nonlinear functions of current, and values are estimated (online) with twostraight-line approximations for each parameter. The first is a linear resistance that is calculated at relatively low currents, and for higher currents, a constant voltage drop with an incremental resistance is used. The dual slope estimation of the device ON-state voltages allows the amount of compensation around the zero-crossing region to be reduced, thereby preventing "overcompensation." By way of example, Fig. 4 . shows V CEon , as a function of current, with two straight lines fitted to the measured curve. A linear resistance approximation is applied in low current region A, while the constant voltage drop + incremental resistance is applied in region B. A flow diagram, for the ON-state compensation, is included (Fig. 9) in the Appendix. V. BLANKING-TIME COMPENSATION 
For the negative current case, the states of Q6 and Q7 determine the point at which the current commutates between Q5 and D13, and Q5, Q6, Q7, and D9. When the commanded phase voltage drops from 3V dc /4 to V dc /4, the rising edges of Q6 and Q7 are delayed by the blanking time, and hence, the phase terminal voltage remains at 3V dc /4 during the blanking period. This results in a voltage error averaged over the switching period
The voltage error for any multilevel step size can therefore be calculated as
where V step is the size of the multilevel voltage step and
The result (14) shows that the error created by the blanking time is proportional to the size of the voltage step at the switching instant. This voltage step size is determined by the choice of switching sequences made by the capacitor balancing algorithm for a particular modulation period.
To compensate for the blanking-time error voltage, it is proposed to vary the length of the commanded phase-voltage signal prior to the addition of dead time. The phase current polarity is sampled at the start of the switching cycle, and the commanded phase voltage is extended by t d seconds if the phase current is positive or reduced by t d seconds if the phase current is negative, where the value of t d is known from converter design. By applying this pulse-based compensation, the volt-second error, which is dependent on the size of the multilevel step, is therefore compensated.
It should be noted that the ON-state and dead-time compensations could be applied to modulation schemes other than SVM, for example, multilevel sinusoidal pulsewidth modulation. However, the ability of the proposed schemes to compensate for errors resulting from the application of redundant vectors makes the proposed scheme particularly suited to SVM techniques.
VI. EXPERIMENTAL RESULTS
The compensation schemes are applied to a five-level DCC driving a low-inductance brushless ac machine (synchronous inductance: 180 μH) operating from a 220-V dc link. Fieldorientated control along with the ON-state voltage compensation is implemented using a Texas Instruments TMS320C6713 development board, while the gate-drive signals and blankingtime compensation are implemented on a Xilinx Spartan 3 development board. For both ON-state and dead-time compensation schemes, accurate current polarity detection is crucial for correct compensation since incorrect current polarity determination results in a reinforcement, rather than a reduction of the dead-time errors. A scheme detailed in [9] , which low-passfilters the currents in the rotating dq axis prior to conversion into the stationary αβ axis for polarity determination, is therefore employed. Fig. 6 shows the examples of three-phase currents, phase voltage, and line-line voltage from the five-level inverter operating at an inverter modulation index m inv = 0.8. Fig. 7 (a) and (b) shows the low-frequency phase current harmonics between the noncompensated and compensated cases (both blanking-time and ON-state voltage drop compensations). The first notable harmonic is the 5th at around 240 Hz with the compensated scheme reducing this harmonic by 9.1 dB. Reductions in the 7th and 11th harmonics are also shown to be 5.0 and 5.9 dB, respectively. Fig. 8(a) and (b) shows the threephase currents, converted into the αβ frame and then plotted as a locus plot for the uncompensated and compensated cases, respectively. The reduction in low-frequency harmonics in the compensated case is clearly shown with the uncompensated case appearing more hexagonal rather than the circular form of the compensated case.
Harmonics in the current waveform result in torque pulsations from the permanent-magnet machine, and thus, reducing these harmonics, with the proposed scheme, provides for smoother torque production. Furthermore, system efficiency will increase as the harmonics are responsible for extra power losses in the machine and power converter.
VII. CONCLUSION
This paper has proposed a simple solution to minimize the error created by ON-state device voltage drops while also compensating for the blanking time inserted to prevent shoot through, for multilevel DCCs, operating with redundant vector selection. To date, the additional voltage drops and complexity of compensating for dead-time effects have not been considered in previous literature.
Experimental results, gathered from a prototype five-level converter, have shown that the compensation scheme reduces the low-frequency harmonics when compared to the uncompensated case. The improvement in current quality is readily apparent from a locus plot of the phase currents in the αβ reference frame. Low-frequency harmonics are shown to create a hexagonal locus for the uncompensated case, while the compensated case shows a circular locus, thereby indicating higher quality sinusoidal phase currents. Furthermore, a harmonic analysis has shown reductions in the 5th, 7th, and 11th harmonics by 9.1, 5.0, and 5.9 dB, respectively. Ultimately, the mitigation of lowfrequency harmonics facilitates stable motor torque production with reduced torque pulsations and lower power losses. His research interests include the design and control of multilevel converters for electric drive applications and position-sensorless control of brushless machines.
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